

SCES637A-AUGUST 2005-REVISED FEBRUARY 2007

#### **FEATURES**

- Control Inputs V<sub>IH</sub>/V<sub>IL</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input Is at GND, All Are in the High-Impedance State
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range



- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 4000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



#### **DESCRIPTION/ORDERING INFORMATION**

This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74LVCH8T245 is optimized to operate with  $V_{CCA}$  and  $V_{CCB}$  set at 1.65 V to 5.5 V. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track  $V_{CCB}$ .  $V_{CCB}$  accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5.5-V voltage nodes.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE	(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RHL	Reel of 1000	SN74LVCH8T245RHLR	NJ245
	SSOP - DB	Reel of 2000	SN74LVCH8T245DBR	NJ245
-40°C to 85°C	TSSOP – PW	Tube of 60	SN74LVCH8T245PW	NJ245
	13307 - FW	Reel of 2000	SN74LVCH8T245PWR	NJ245
	TVSOP - DGV	Reel of 2000	SN74LVCH8T245DGVR	NJ245

 Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCES637A-AUGUST 2005-REVISED FEBRUARY 2007

#### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The SN74LVCH8T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable  $(\overline{OE})$  input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess  $I_{CC}$  and  $I_{CCZ}$ .

The SN74LVCH8T245 is designed so that the control pins (DIR and  $\overline{OE}$ ) are supplied by V<sub>CCA</sub>.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$  input is at GND, then both ports are in the high-impedance state


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### FUNCTION TABLE<sup>(1)</sup> (EACH 8-BIT SECTION)

CONTRO	OL INPUTS OUTPUT CIRCUITS		CIRCUITS	OPERATION
ŌĒ	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	Χ	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os are always active.

#### LOGIC DIAGRAM (POSITIVE LOGIC)



## SN74LVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES637A-AUGUST 2005-REVISED FEBRUARY 2007

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA} V_{CCB}$	Supply voltage range		-0.5	6.5	V
		I/O ports (A port)	-0.5	6.5	
$V_{I}$	Input voltage range (2)	I/O ports (B port)	-0.5	6.5	V
		Control inputs	-0.5	6.5	
\/	Voltage range applied to any output	A port	-0.5	6.5	V
Vo	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V
V	Valtage and a partial to a provide the bight and a partial (2)(3)	A port	-0.5 V <sub>0</sub>	<sub>CCA</sub> + 0.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)	B port	-0.5 V <sub>0</sub>	<sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CCA</sub> , V <sub>CCB</sub> , and GND			±100	mA
		DB package		70	
0	Deckage thermal impedance (4)	DGV package		58	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	PW package		88	-0/00
		RHL package		43	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

 <sup>(3)</sup> The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

## SN74LVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

INSTRUMENTS www.ti.com

SCES637A-AUGUST 2005-REVISED FEBRUARY 2007

# **Recommended Operating Conditions** (1)(2)(3)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
$V_{CCA}$	Supply voltage				1.65	5.5	V
$V_{\text{CCB}}$	Supply voltage				1.65	5.5	V
			1.65 V to 1.95 V		$V_{CCI} \times 0.65$		
\ /	High-level	Data in puta (4)	2.3 V to 2.7 V		1.7		\ /
$V_{IH}$	input voltage	Data inputs (4)	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCI} \times 0.7$		
			1.65 V to 1.95 V			$V_{CCI} \times 0.35$	
	Low-level	D-1-1-1-1-(4)	2.3 V to 2.7 V			0.7	
$V_{IL}$	input voltage	Data inputs <sup>(4)</sup>	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCI} \times 0.3$	
			1.65 V to 1.95 V		$V_{CCA} \times 0.65$		
. ,	High-level	Control inputs	2.3 V to 2.7 V		1.7		.,
$V_{IH}$	input voltage	(referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCA} \times 0.7$		
			1.65 V to 1.95 V			$V_{CCA} \times 0.35$	
	Low-level	Control inputs	2.3 V to 2.7 V			0.7	.,
$V_{IL}$	input voltage	(referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCA} \times 0.3$	
VI	Input voltage	Control inputs			0	5.5	V
. ,	Input/output	Active state			0	V <sub>cco</sub>	.,
$V_{I/O}$	voltage	3-State			0	5.5	V
		1		1.65 V to 1.95 V		-4	
	I Park Taylor Landson			2.3 V to 2.7 V		-8	1
I <sub>OH</sub>	High-level output	t current		3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
				2.3 V to 2.7 V		8	
I <sub>OL</sub>	Low-level output	current		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
	Input transition	<b>D</b>	2.3 V to 2.7 V			20	0.7
Δt/Δv	rise or fall rate	Data inputs	3 V to 3.6 V			10	ns/V
			4.5 V to 5.5 V			5	
T <sub>A</sub>	Operating free-a	ir temperature			-40	85	°C

V<sub>CCI</sub> is the V<sub>CC</sub> associated with the data input port.
 V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
 All unused control inputs of the device must be held at V<sub>CCA</sub> or GND to ensure proper device operation and minimize power consumption. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 For V<sub>CCI</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCI</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCI</sub> × 0.3 V.
 For V<sub>CCA</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCA</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCA</sub> × 0.3 V.

## SN74LVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES637A-AUGUST 2005-REVISED FEBRUARY 2007

# Electrical Characteristics (1)(2)

over recommended operating free-air temperature range (unless otherwise noted)

PARA	AMETER	TEST CONDIT	TIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
		$I_{OH} = -100 \mu A$ ,	$V_I = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V				V <sub>CCO</sub> - 0.1		
		$I_{OH} = -4 \text{ mA},$	$V_I = V_{IH}$	1.65 V	1.65 V				1.2		
$V_{OH}$		$I_{OH} = -8 \text{ mA},$	$V_I = V_{IH}$	2.3 V	2.3 V				1.9		V
		$I_{OH} = -24 \text{ mA},$	$V_I = V_{IH}$	3 V	3 V				2.4		
		$I_{OH} = -32 \text{ mA},$	$V_I = V_{IH}$	4.5 V	4.5 V				3.8		
		$I_{OL} = 100 \mu A$ ,	$V_I = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V					0.1	
		$I_{OL} = 4 \text{ mA},$	$V_I = V_{IL}$	1.65 V	1.65 V					0.45	
$V_{OL}$		I <sub>OL</sub> = 8 mA,	$V_I = V_{IL}$	2.3 V	2.3 V					0.3	V
		I <sub>OL</sub> = 24 mA,	$V_I = V_{IL}$	3 V	3 V					0.55	
		I <sub>OL</sub> = 32 mA,	$V_I = V_{IL}$	4.5 V	4.5 V					0.55	
I <sub>I</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND		1.65 V to 5.5 V	1.65 V to 5.5 V		±0.5	±1		±2	μΑ
		V <sub>I</sub> = 0.58 V		1.65 V	1.65 V				15		
ı (3)		V <sub>I</sub> = 0.7 V		2.3 V	2.3 V				45		^
I <sub>BHL</sub> <sup>(3)</sup>		V <sub>I</sub> = 0.8 V		3 V	3 V				75		μΑ
		V <sub>I</sub> = 0.1.35 V		4.5 V	4.5 V				100		
		V <sub>I</sub> = 1.07 V		1.65 V	1.65 V				-15		
. (4)		V <sub>I</sub> = 1.7 V		2.3 V	2.3 V				-45		^
I <sub>BHH</sub> <sup>(4)</sup>		V <sub>I</sub> = 2 V		3 V	3 V				-75		μΑ
		V <sub>I</sub> = 3.15 V		4.5 V	4.5 V				-100		
				1.95 V	1.95 V				200		
. (5	5)	\/ 0 to \/		2.7 V	2.7 V				300		^
I <sub>BHLO</sub> (5	·)	$V_I = 0$ to $V_{CC}$		3.6 V	3.6 V				500		μΑ
				5.5 V	5.5 V				900		
				1.95 V	1.95 V				-200		
. "	3)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		2.7 V	2.7 V				-300		^
I <sub>BHHO</sub> (6	3)	$V_I = 0$ to $V_{CC}$		3.6 V	3.6 V				-500		μΑ
				5.5 V	5.5 V				-900		
	A port	\\ -=\\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		0 V	0 to 5.5 V		±0.5	±1		±2	^
l <sub>off</sub>	B port	$V_I$ or $V_O = 0$ to 5.5 V		0 to 5.5 V	0 V		±0.5	±1		±2	μΑ
	A or B port	$V_O = V_{CCO}$ or GND,	OE = V <sub>IH</sub>	1.65 V to 5.5 V	1.65 V to 5.5 V			±1		±2	
$I_{OZ}$	B port	$V_I = V_{CCI}$ or GND	$\overline{OE} = don't$	0 V	5.5 V			±1		±2	μΑ
	A port		care	5.5 V	0 V			±1		±2	
				1.65 V to 5.5 V	1.65 V to 5.5 V					20	
$I_{CCA}$		$V_I = V_{CCI}$ or GND,	$I_O = 0$	5 V	0 V					20	μΑ
				0 V	5 V					-2	
				1.65 V to 5.5 V	1.65 V to 5.5 V					20	
I <sub>CCB</sub>		$V_I = V_{CCI}$ or GND,	$I_O = 0$	5 V	0 V					-2	μΑ
				0 V	5 V					20	
I <sub>CCA</sub> +	I <sub>CCB</sub>	$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	1.65 V to 5.5 V	1.65 V to 5.5 V					30	μΑ

 <sup>(1)</sup> V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
 (2) V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
 (3) The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to  $V_{IL}$  max.


The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to  $V_{\text{CC}}$  and then lowering it to  $V_{\text{IH}}$  min.

An external driver must source at least  $I_{BHLO}$  to switch this node from low to high. An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low.

<sup>(6)</sup> 

## SN74LVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER

# 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS





### **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN TYP MAX	MIN MAX	UNIT
$\Delta I_{CCA}$	DIR	DIR at V <sub>CCA</sub> - 0.6 V, B port = open, A port at V <sub>CCA</sub> or GND	3 V to 5.5 V	3 V to 5.5 V		50	μΑ
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	3.3 V	3.3 V	4	5	pF
C <sub>io</sub>	A or B port	$V_O = V_{CCA/B}$ or GND	3.3 V	3.3 V	8.5	10	pF

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.8 V  $\pm$  0.15 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ± 0.15		V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = ± 0.3		V <sub>CCB</sub> = ± 0.5		UNIT
	(INFOT)	(OUTFUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	В	1 7	21.9	1.3	9.2	1	7.4	0.4	7.1	ns
t <sub>PHL</sub>	Α	В	1.7	21.9	1.3	9.2	1	7.4	0.4	7.1	115
t <sub>PLH</sub>	В	А	0.0	23.8	0.8	23.6	0.7	23.4	0.7	23.4	ns
t <sub>PHL</sub>	В	^	0.9	23.0	0.0	25.0	0.7	25.4	0.7	20.4	113
t <sub>PHZ</sub>	ŌĒ	A	1.5	29.6	1.5	29.4	1.5	29.3	1.4	29.2	ns
t <sub>PLZ</sub>	OL .	^	1.0	25.0	1.5	25.4	1.5	25.5	1.4	20.2	113
t <sub>PHZ</sub>	ŌĒ	В	2.4	32.2	1.9	13.1	1.7	12	1.3	10.3	ns
t <sub>PLZ</sub>	OL	Ь	2.4	52.2	1.9	13.1	1.7	12	1.5	10.5	113
t <sub>PZH</sub>	ŌĒ	Α	0.4	24	0.4	23.8	0.4	23.7	0.4	23.7	ns
t <sub>PZL</sub>	)L	^	0.4	24	0.4	25.0	0.4	20.1	0.4	20.1	113
t <sub>PZH</sub>	ŌĒ	В	1.8	32	1.5	16	1.2	12.6	0.9	10.8	ns
t <sub>PZL</sub>	)L	D	1.0	32	1.5	10	1.2	12.0	0.9	10.0	113

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{\text{CCA}}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = ± 0.3		V <sub>CCB</sub> ± 0.		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	В	1.5	21.4	1.2	9	0.8	6.2	0.6	4.8	ns
t <sub>PHL</sub>	^	Ь	1.5	21.4	1.2		0.0	0.2	0.0	4.0	113
t <sub>PLH</sub>	В	Α	1.2	9.3	1	9.1	1	8.9	0.9	8.8	ns
t <sub>PHL</sub>	5	^	1.2	5.5	<u>'</u>	5.1	'	0.5	0.5	0.0	110
t <sub>PHZ</sub>	<u>OE</u>	Α	1.4	9	1.4	9	1.4	9	1.4	9	ns
t <sub>PLZ</sub>	OL.	^	17	3	1	J	1.4	3	1	3	110
t <sub>PHZ</sub>	<u>OE</u>	В	2.3	29.6	1.8	11	1.7	9.3	0.9	6.9	ns
t <sub>PLZ</sub>	OL.		2.0	25.0	1.0		1.7	5.5	0.5	0.5	110
t <sub>PZH</sub>	<u>OE</u>	Α	1	10.9	1	10.9	1	10.9	1	10.9	ns
t <sub>PZL</sub>	JL .	^		10.9	·	10.3	•	10.9	'	10.9	113
t <sub>PZH</sub>	<del></del> <del></del> <del>OE</del>	В	1.7	28.2	1.5	12.9	1.2	9.4	1	6.9	ns
t <sub>PZL</sub>	JL	5	1.7	20.2	1.5	12.3	1.2	3.4	'	0.9	113

SCES637A-AUGUST 2005-REVISED FEBRUARY 2007



# WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{\text{CCA}}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = ± 0.3		V <sub>CCB</sub> = ± 0.5		UNIT
	(INPUT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	В	1.5	21.2	1.1	8.8	0.8	6.2	0.5	4.4	ns
t <sub>PHL</sub>	Λ	В	1.5	21.2	1.1	0.0	0.0	0.2	0.5	4.4	113
t <sub>PLH</sub>	В	Α	0.8	7.2	0.8	6.2	0.7	6.1	0.6	6	ns
t <sub>PHL</sub>	В	Λ	0.0	1.2	0.0	0.2	0.7	0.1	0.0	U	113
t <sub>PHZ</sub>	ŌĒ	Α	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	ns
t <sub>PLZ</sub>	OL	Λ	1.0	0.2	1.0	0.2	1.0	0.2	1.0	0.2	113
t <sub>PHZ</sub>	ŌĒ	В	2.1	29	1.7	10.3	1.5	8.6	0.8	6.3	ns
t <sub>PLZ</sub>	OL	В	2.1	23	1.7	10.5	1.5	0.0	0.0	0.5	113
t <sub>PZH</sub>	ŌĒ	Α	0.8	8.1	0.8	8.1	0.8	8.1	0.8	8.1	ns
t <sub>PZL</sub>	OL .	Α	0.6	0.1	0.6	0.1	0.6	0.1	0.6	0.1	115
t <sub>PZH</sub>	ŌĒ	В	1.8	27.7	1.4	12.4	1.1	8.5	0.9	6.4	ns
t <sub>PZL</sub>	OL .	В	1.0	21.1	1.4	12.4	1.1	0.5	0.9	0.4	113

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1 ± 0.15		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> = ± 0.5		UNIT
	(INPOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	В	1.5	21.4	1	8.8	0.7	6	0.4	4.2	ns
t <sub>PHL</sub>	A	Ь	1.5	21.4	ı	0.0	0.7	O	0.4	4.2	115
t <sub>PLH</sub>	В	Α	0.7	7	0.4	4.8	0.3	4.5	0.3	4.3	ns
t <sub>PHL</sub>	D	^	0.7	,	0.4	4.0	0.5	4.5	0.5	4.5	113
t <sub>PHZ</sub>	ŌĒ	A	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	ns
$t_{PLZ}$	OL	Α	0.5	5.4	0.5	5.4	0.5	5.4	0.3	5.4	115
t <sub>PHZ</sub>	ŌĒ	В	2	28.7	1.6	9.7	1.4	8	0.7	5.7	ns
$t_{PLZ}$	OL	Ь	2	20.1	1.0	5.1	1.4	O	0.7	5.7	113
t <sub>PZH</sub>	ŌĒ	Α	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	ns
t <sub>PZL</sub>	OL .	^	0.7	0.4	0.7	0.4	0.7	0.4	0.7	0.4	113
t <sub>PZH</sub>	ŌĒ	В	1.5	27.6	1.3	11.4	1	8.1	0.9	6	ns
t <sub>PZL</sub>	OL	Ь	1.5	27.0	1.3	11.4	ı	0.1	0.9	O	115

## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	$V_{CCA} = V_{CCB} = 1.8 V$	V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V TYP	V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 5 V	UNIT
C (1)	A-port input, B-port output		2	2	2	3	
C <sub>pdA</sub> <sup>(1)</sup>	B-port input, A-port output	$C_L = 0,$	12	13	13	16	F
C (1)	A-port input, B-port output	f = 10  MHz, $t_r = t_f = 1 \text{ ns}$	13	13	14	16	pF
C <sub>pdB</sub> <sup>(1)</sup>	B-port input, A-port output	' '	2	2	2	3	


<sup>(1)</sup> Power dissipation capacitance per transceiver

 $V_{CCA}$ 


V<sub>CCA</sub>/2


SCES637A-AUGUST 2005-REVISED FEBRUARY 2007

#### PARAMETER MEASUREMENT INFORMATION




S1
Open
2×V <sub>CCO</sub>
GND





V<sub>CCA</sub>/2



Output Control

NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \ \Omega$ ,  $dv/dt \geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- I. V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





10-Jun-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVCH8T245DBQRG4	OBSOLETE	SSOP	DBQ	24		TBD	Call TI	Call TI	-40 to 85		
74LVCH8T245DWRG4	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85		
74LVCH8T245NSRG4	OBSOLETE	SO	NS	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVCH8T245DBQR	OBSOLETE	SSOP	DBQ	24		TBD	Call TI	Call TI	-40 to 85	LVCH8T245	
SN74LVCH8T245DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245	Samples
SN74LVCH8T245DGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245	Samples
SN74LVCH8T245DGVRG	ACTIVE	TVSOP	DGV	24		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LVCH8T245DWR	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI	-40 to 85	LVCH8T245	
SN74LVCH8T245NSR	OBSOLETE	SO	NS	24		TBD	Call TI	Call TI	-40 to 85	LVCH8T245	
SN74LVCH8T245PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245	Samples
SN74LVCH8T245PWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245	Samples
SN74LVCH8T245PWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245	Samples
SN74LVCH8T245PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NJ245	Samples
SN74LVCH8T245RHLR	ACTIVE	VQFN	RHL	24	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NJ245	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

10-Jun-2014

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- in homogeneous material)
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jul-2013

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficults are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH8T245DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVCH8T245DGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVCH8T245PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
SN74LVCH8T245RHLR	VQFN	RHL	24	1000	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

www.ti.com 27-Jul-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH8T245DBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74LVCH8T245DGVR	TVSOP	DGV	24	2000	367.0	367.0	35.0
SN74LVCH8T245PWR	TSSOP	PW	24	2000	367.0	367.0	38.0
SN74LVCH8T245RHLR	VQFN	RHL	24	1000	210.0	185.0	35.0

DW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DBQ (R-PDSO-G24)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.



PW (R-PDSO-G24)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

# RHL (R-PVQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. JEDEC MO-241 package registration pending.



# RHL (S-PVQFN-N24)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4206363-4/N 07/14

NOTE: All linear dimensions are in millimeters





- NOTES:
- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>